Skip to content

Skandakm29/Skandakm29

Folders and files

NameName
Last commit message
Last commit date

Latest commit

Β 

History

2 Commits
Β 
Β 

Repository files navigation

MasterHead

Typing Animation

A 2nd year ECE student at BMSCE.
Passionate About Silicon, Circuits & Innovation.


Coding
  • πŸš€ Currently Working On: FPGA design, ASIC flow, and Physical Design (PnR).
  • πŸ“š Currently Learning: SystemVerilog, Python, and advanced ASIC methodologies.
  • 🀝 Looking to Collaborate On: VLSI, FPGA, and Physical Design projects.
  • πŸ“© Email: [email protected]

🌍 Connect with Me

Skanda LinkedIn GitHub Email


πŸ”§ Tech Stack

Verilog Python OpenROAD Yosys Synthesis Vivado Quartus Prime


πŸ“Š GitHub Stats

GitHub Streak

About

Config files for my GitHub profile.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published